Abstract-The paper proposes a method of active switching harmonics current reduction in the dc-link capacitor of a two-level, three-phase, back-to-back converter. Based on the derived analytical solution for switching harmonic currents in the dc-link, it is shown that by specific control over the pulsewidth-modulated (PWM) carriers' phase angles, the targeted harmonics of the rectifier and the inverter can be synchronized in phase such that their cancellation occurs in the dc-link capacitor. This synchronization is provided by harmonic phase feedback control. A three-step procedure to implement the method is detailed in the paper. The effectiveness of the proposed approach is verified experimentally.
I. INTRODUCTION
T HREE-PHASE, two-level ac-dc-ac converters, also known as "back-to-back" converters, are popular due to advantages such as high power factor and high efficiency and capability of bidirectional power flow. They have found applications in many areas, for example, in industrial drives [1] , wind power generation [2] , and more-electric transportation [3] . The typical topology of this converter type is shown in Fig. 1 .
A switching power converter causes current pulses to be injected into the dc link from both the rectifier and inverter sides during operation. These current pulses lead to losses in the dclink capacitor, increasing the requirement for the rating of the capacitor and, hence, increasing the weight, volume, and cost, as well as introducing lower power density and reliability issues. All these issues are important in many applications, including aerospace. Therefore, the problem of dc-link capacitor current ripple reduction attracts significant research interest.
Addressing the capacitor current ripple problem requires an understanding of the mechanisms of ripple generation. The causes of ripple current can be placed into two groups: power flow unbalance and pulsewidth modulation (PWM) switching.
Power flow unbalance occurs due to the imperfections in the control of energy flow between the rectifier and the inverter. The difference between the two currents (i dcr and i dci correspondingly, as shown in Fig. 1 ) will flow to/from the capacitor causing low-frequency capacitor current ripple. Several methods, such as direct capacitor current control [1] , active damping method [4] , [5] , and feedback linearization control [6] , have been proposed to solve this problem. However, the control bandwidth limitation imposed by the PWM [7] makes these methods applicable to suppress only low-frequency ripple effects. However, in addition to the low-frequency ripple caused by power flow unbalance, the capacitor current includes high-frequency harmonics generated by PWM switching. Typically, the amplitude of this higher frequency ripple is much higher than the low-frequency ripple cause by power flow unbalance, and these higher frequency components generate most of the capacitor losses.
The dc-link voltage harmonics induced by the switching currents usually cannot be ignored if the electric power quality is required to meet aerospace standards such as DO-160E [18] or MIL-STD-704F [19] . Although many studies have reported on improving current/power flow control to suppress the lowfrequency current ripple [1] , [4] - [6] , only few address dc-link capacitor switching harmonic currents. For example, Johannw and Simon [9] developed an analytical expression for the capacitor rms current and McGrath and Holmes [10] calculated the exact harmonic spectrum of dc-link current using double Fourier series analysis.
The work of Kolar and McGrath revealed the underlying principle of the dc-bus harmonic current generation, however just few publications proposed practical approaches to minimize the switching harmonic currents. Kieferndorf et al. [11] proposed a method based on maintaining a high value of modulation index, but this approach requires an additional dc-dc boost circuit that limits the method's applicability.
PWM interleaving has attracted an interest of researchers investigating harmonics reduction. The idea of this method is to cancel the harmonics by manipulating the PWM carrier waveforms. In [12] , the effectiveness of this technique to minimize the harmonics of multilevel converters was demonstrated. The method was applied to reduce harmonic currents in the ac line for paralleled inverters [13] . The PWM interleaving concept has also been applied in dc-ac-dc converters [14] to reduce the dclink ripple current by adjusting the carrier phases of dc-dc part according to the inverter input current. Nguyen et al. [15] apply the method to space-vector PWM and use two nonadjacent active vectors to reduce the dc-link capacitor ripple current from a three-phase inverter. Gui-Jia and Lixin [16] use segmented inverters to drive an induction motor with parallel windings; it is found that the capacitor harmonic current can be significantly reduced by interleaving the carriers of each inverter by 180°. However, there have been no publications dealing with the minimization of switching harmonics in the two-level backto-back ac-dc-ac topology using PWM carrier phase shifting. This method of current ripple cancelation is investigated in this paper.
II. PROPOSED APPROACH: OVERVIEW
For the considered converter, the dc-link capacitor current is a superposition of the dc currents coming from the rectifier i dcr and the inverter i dci . The phases of harmonics components in the two currents i dcr and i dci are determined by the operating conditions and by the relative-phase PWM carriers of the rectifier and the inverter. Hence, there is a potential to employ PWM interleaving techniques in order to reduce the dc-link capacitor harmonic current. In order to achieve this goal, the following issues have to be considered: 1) As the fundamental frequencies and the carrier frequencies of the two converters are usually different, the frequencies of the harmonics generated into dc link are different as well. It is therefore not usually possible to cancel the harmonics using a simple phase shift. 2) The minimized dc-link capacitor harmonic current can be obtained using the optimal PWM shift angle, with which the dc-link harmonic currents from rectifier and the inverter are in phase. The optimal PWM carrier shift angle varies with the operation conditions and the converter hardware design in practice. It would therefore be difficult to apply a fixed PWM carrier shift angle in order to reduce the harmonic content; hence, some active control over the carrier shift should be proposed. This paper proposes the use of active solution to the cancellation and introduces a novel method of active dc-link capacitor harmonic current minimization. The active control adjusts both the frequencies and the phases of PWM carriers in the rectifier and the inverter such that the dc-link harmonic currents from the two converter stages are in phase. As a result, the capacitor harmonic current can be minimized.
III. ANALYTICAL SOLUTION FOR THE DC-LINK CAPACITOR HARMONIC CURRENT
To fully consider the compensation of the dc-link harmonic current, the work of McGrath and Holmes [10] has to be extended to include the effect of individual PWM carriers phase shift on the components of the harmonic current.
Consider the back-to-back converter shown in Fig. 1 , in which both the rectifier and the inverter each have three phase legs. The dc-link harmonic current i dc (t) generated by each phase leg can be represented as the multiplication of the ac current i ac (t) and the switching function sf (t)
(1)
Due to the switching behavior of the converters, there will be some harmonic currents on the ac sides as well. However, the amplitudes of these harmonics are usually very small and are not addressed in this paper. The ac current can, therefore, be represented just by a fundamental frequency component
where I ac is the amplitude of fundamental component, β is the angle between ac fundamental current and ac source voltage, and f 0 is the fundamental frequency. Neglecting the dc bias, the harmonic components of the switching function for a phase leg under sinusoidal asymmetrical regular sampled PWM can be derived [9] sf
where
Here, M is the PWM modulation depth, L is the line inductance, V ac is the amplitude of ac side voltage source, V dc is the dc-link voltage, θ 0 is the fundamental phase angle, f c is the PWM carrier frequency, q = (m + nf 0 /f c )π/2, m is the carrier band number, and n is the side band number. Using (1)- (5), the dc-link harmonic currents generated by one phase leg can be obtained
where θ c is the carrier phase angle. By analyzing (6) , it can be shown that the frequency distribution of the dc-link current harmonics is a superposition of switching function with frequency shifts of (n + 1)f 0 and (n − 1)f 0 . It can also be shown that the phase variance between the ac current and the dc-link current harmonics are coupled by the PWM modulation. The relative phases of dc currents harmonics can be varied by the shifting the carrier phase θ c , even if the frequencies of the dc harmonic and the PWM carrier are different. For both the rectifier and the inverter stages of the back-toback converter, the dc-link harmonic currents are a superposition of the harmonic currents from each phase leg. The difference between the rectifier and the inverter dc currents will determine the harmonic content of the ripple current through dc-link capacitor.
In a standard PWM scheme, all converter legs use the same carrier signal [10] . Assuming that each leg has an individual carrier waveform, the instant carrier phase angle θ c in each leg can be regarded as consisting of the reference carrier phase θ cc and the individual interleg phase angles θ cp with respect to the reference phase angle. These definitions are shown in Fig. 2 where the reference θ cc is set as a carrier angle of phase A. Phase A is taken as the reference for the interleg carrier angles in both converters and the carrier phase angle of the inverter θ ci is set to 0.
By using (3)-(6), the following equation for dc-link capacitor current in back-to-back converter can be derived: equation (7) as shown at the bottom of the page where 
Here, α is the angle between ac fundamental current and acside converter voltage. k is the phase number: k = 0, 1, or 2, for phases A, B, or C, respectively.
From (7), it can be seen that both the frequencies and the phases of the dc-link harmonic current components can be manipulated by changing the carrier phases of the rectifier and the inverter. Based on this result, an active control method for dc-link capacitor harmonic current reduction can be proposed.
IV. PROPOSED HARMONIC CURRENT MINIMIZATION METHOD
The dc-link current spectrum in a back-to-back converter under conventional sinusoidal asymmetrical regular sampling PWM is analyzed in [9] , as shown in Fig. 3 . Both the rectifier and the inverter have two significant current harmonics in the first carrier band (at frequencies f c − 3f 0 and f c + 3f 0 ) and one harmonic in the second carrier band (at 2f c ). The dc-link capacitor harmonic current is the superposition of the harmonics seen in each converter stage.
By controlling the PWM carrier phase shift, the frequencies and the phases of the harmonic in the dc-link harmonic currents in the first carrier band can be substantially reduced.
The approach can be implemented in three steps: 1) reduction of the number of significant harmonics in the first carrier band;
2) adjusting the frequencies of the remaining harmonics from the rectifier and inverter in the first carrier band such that they become identical; 3) synchronizing the phases of remaining harmonics in the first band to achieve their ultimate cancellation. These three steps are considered in detail below.
Step 1: Reducing the number of significant harmonics in the first carrier band In this step, the carriers of phases B and C are phase shifted by 2π/3 and −2π/3, respectively; a carrier phase shift of(0, 2π/3, −2π/3) is applied. The current harmonics in the first carrier band under such a phase shift can be derived from (6)
The harmonics in the first band have been shifted to frequencies (f c − f 0 ) and (f c + 5f 0 ). Since the Bessel function J x () is a decreasing function of x, the amplitude of the harmonic at (f c + 5f 0 ) is much less than the component at (f c − f 0 ); therefore, it can usually be ignored. The number of significant harmonics in the first carrier band is therefore reduced to 1 as the result of this step.
Similarly, the analytical solution for the second carrier band under a carrier phase shift of (0, 2π/3, −2π/3) can be shown to be
If the carrier shift is not applied, then the current harmonics can be calculated from (6) by substituting the phase shift (0,0,0) into (6)
Comparing (11) and (12), it can be seen that the current harmonics in the second carrier band can also be reduced by applying the proposed method. The result of applying the proposed interleg carrier angle shift is shown in Fig. 4 . The dc-link capacitor current has only two significant harmonics in the first carrier band, and the second band includes four components but of smaller magnitudes compare to the case with no carrier phase shift.
Step 2: Adjusting the frequencies of the harmonics in the first carrier band In the second step, the frequencies of the remaining current harmonics in the first carrier band of the capacitor current are made identical. This can be achieved by adjusting the converters carrier frequencies according to the harmonic frequency f h . Since the frequency of the main harmonic in the first band for each converter following Step 1 is f c − f 0 , the adapted carrier frequency can be found using
The resulting first-band current harmonics from both the inverter and rectifier converters will be at the same frequency f h , and the lower side harmonics of the second band will also be at the same frequency 2f h , as shown in Fig. 5 .
Step 3: Synchronizing the first carrier band harmonics In the final step, the inverter and the rectifier harmonics in the first carrier band are synchronized so that they are in phase. Under this condition, the result of their superposition will be zero and the corresponding current harmonics in the dc-link capacitor will disappear.
The analytical solution for the remaining harmonic in the first carrier band can be found where ϕ = 4πΔf c t + 2θ c0 , with Δf c being the carrier frequency error and θ c0 being the initial carrier angle. The phase of the harmonic depends on the operation conditions of both converters (PWM modulation depth, current magnitude, and power factor) and the relative initial carrier angles θ c0r and θ c0i if the rectifier and inverter are controlled using different control platforms. The carrier frequency error Δf c may also be generated by the discretization of the digital control system and any output variance of the oscillators, both of which can introduce harmonic phase errors. In order to keep the harmonics from the rectifier and the inverter in phase, closed-loop control of the harmonic phase difference is established by varying the carrier phase angle of one of the converter (in this study, the rectifier was selected) according to θ cc = γ i − γ r (15) where γ is the phase of the significant current harmonic in the first carrier band after the interleg carrier shift has been applied. The values of γ r and γ i can be found from the dc-link currents of each converter using bandpass filters. The current spectrum following this step is shown in Fig. 6 . By comparing Fig. 3 with Fig. 6 , it can be seen that the threestage procedure leads to a significant reduction of harmonic content in the first and the second carrier bands of dc-link capacitor current. Hence, a dc-link capacitor of a much smaller size can be used to meet the power quality specifications and the capacitor losses will be reduced.
V. EXPERIMENTAL VERIFICATION
The experimental verification of the proposed method was conducted using a two-level back-to-back converter-based test rig with the control structure, as shown in Fig. 7 . The test rig basic parameters are given in Table I .
A large dc-link capacitor is used to smooth the dc-link voltage; therefore, the impact of voltage ripple on switching harmonic current can be neglected. Two infinite impulse response (IIR) bandpass filters are implemented using field-programmable gate arrays (FPGA) to extract the current harmonics of the first carrier band, as discussed in the previous section. The PWM generators are also implemented to generate required carrier-shifted PWM. The rectifier carrier angle θ cc is derived by calculating the harmonic phase difference and updated every one-third second. The ac voltage fundamental frequency in both converters is measured by phase-locked loops (PLLs) [18] . A comparison of the dc-link currents for operation under conventional PWM and under PWM with the proposed control method is shown in Figs. 8 and 9 . For both cases, the operation point was defined by the inverter ac-side current I aci = 7.8A and β = 23.
The magnitude of the dc-link capacitor current ripple reduces when the proposed control method is applied, as shown in Fig. 8 . The harmonic reduction is clearly seen from dc-link current spectra shown in Fig. 9 . Comparing results obtained without and with the proposed method, it is clear that the total harmonic distortion (THD) of the dc-link capacitor current, which is calculated against the dc component of dc-link current, is greatly reduced from 154% to 46% when the proposed control method is applied to the converter in this example.
VI. APPLICATION CONSIDERATIONS
This section considers some practical issues related to the application of the proposed carrier shift method under different converter operating scenarios.
A. Dynamic Response of the Phase Synchronization
The proposed control method relies on keeping the significant harmonic currents in the first carrier band in phase. Under dynamic operating conditions, this is achieved by updating the converter carrier angle. For example, the response of harmonics phase difference γ i − γ r and the power factor of the inverter to the step change of ac current amplitude are shown in Fig. 10(a) and (b), respectively. If the inverter power factor is maintained at 0.92 and the ac inverter current demand steps from 3.9 to 7.8 A, then the harmonic phase difference returns to zero with a minor overshoot, as shown in Fig 10(a) .
The carrier phase angle updates every 0.33 s, and following the disturbance, the harmonic resynchronization occurs within one cycle. A faster response can be achieved if a smaller update interval is used.
B. Effect of Difference in Harmonic Magnitudes
The magnitudes of the dc-side harmonics in the first carrier band from each converter may become unequal as a result of changes in operating conditions or converter parameters fluctuations. In this case, some residual harmonics will be observed in the first carrier band as they will not fully cancel. In order to assess the effect of this difference, the THD was calculated as (16) . I n is the rms value of dc harmonic current, the fundamental frequency for this case is 10 Hz, I dc is the dc component of the dc-link current
Based on the analytical solution of harmonics in (7), the THDs are evaluated for different combination of I aci and β i of inverter when the rectifier operates with unity power factor (β r = 0). The THD results over the I aci and β i plane is shown in Fig. 11 . As can be seen, the proposed method leads to a lower THD comparing with the conventional PWM THD if |β| < 45
• and the minimum THD is observed if |β| ≈ 23
• . The THD is strongly influenced by the difference in the first-band harmonic magnitudes of each converter. The latter, according to analytical results shown in Section III, are defined by values of q and M. In this example, the inverter's q is larger than the rectifier's q; hence, the inverter's harmonic magnitude and the modulation depth M are larger than those of the rectifier when β is zero. As β increases, the inverter's harmonic magnitude decreases and hence the THD decreases. Beyond this point |β| ≈ 23
• , the inverter's harmonic magnitude is smaller than that of the rectifier; therefore, full cancellation does not occur and the THD increases. For a fixed value of β, both the dc-link current component and its harmonics increase proportionally to the ac current; therefore, the THD varies little with the ac current, as shown in Fig. 11 . 
C. Effect on the Common-Mode Voltage
The proposed carrier shift control does not only impact on the harmonics seen in the dc-link current but also influences the common-mode voltage.
Due to the interleg carrier shift, the zero vectors are represented by two reverse active vectors with the same duration. In a typical PWM output waveform within one duty cycle, as shown in Fig. 12 , the zero-voltage vectors are represented by two opposite active vectors V 3 and V 6 ; such a PWM pattern is known to help reduce the common-mode voltage [15] .
The common-mode voltage measured between the neural of the delta-wye transformer and the earth is shown in Fig. 13 . It can be seen that the peak value of the common-mode voltage is substantially reduced when the proposed control method is applied.
D. Effect on AC-Side Current Harmonics
The rectifier's ac-side current harmonic spectra with and without the proposed method are shown in Fig. 14 . It can be seen that the proposed carrier shift increases the first carrier band harmonics in the ac-side current.
In conventional PWM, there are two significant harmonic currents at f c + 2f 0 and f c − 2f 0 , both with similar amplitudes. The application of the carrier shift eliminates the harmonic at f c + 2f 0 but introduces a new harmonic at frequency f c . This harmonic is approximately twice the magnitude of the harmonic at f c + 2f 0 for the conventional PWM case. The THD value of ac current as a function of I ac and β was assessed and illustrated by Fig. 15 . The THD of the ac current under the proposed control method is slightly worse compare to the THD of the conventional PWM, especially for small ac current values. This effect is due to the asymmetry of active vector placement in a PWM cycle, as shown in Fig. 12 .
VII. CONCLUSION
A novel method of active minimization of current waveform harmonics in the dc-link capacitor of a two-level back-to-back converter has been proposed. The method is based on a derived analytical solution for the dc-link harmonic current which shows that by adjusting the frequencies and phases of PWM carriers of rectifier and inverter the harmonic content in the first and the second carrier bands can be significantly reduced. The proposed method can be implemented in three steps and the approach has been experimentally validated.
The proposed method will be of practical interest for applications of back-to-back converters in which a critical design parameter is the mass and volume of dc-link capacitors, for example, in automotive and aerospace applications.
